"Parallel and Pipelined VLSI Implementation of the New Radix-2 DIT FFT ..."

Harsha Keerthan Samudrala et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISES.2018.00015

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ises/SamudralaQAK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/SamudralaQAK18
Harsha Keerthan Samudrala, Shaik A. Qadeer, Syed Azeemuddin, Mohammed Zafar Ali Khan:
Parallel and Pipelined VLSI Implementation of the New Radix-2 DIT FFT Algorithm. iSES 2018: 21-26

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.