"Design of ESOP-RPLA Array Using DRG2 and DRG4 Gates Based on Reversible ..."

A. G. Rao, A. K. D. Dwivedi (2016)

> Home

Details and statistics

DOI: 10.1109/INIS.2016.058

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ises/RaoD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/RaoD16
A. G. Rao, A. K. D. Dwivedi:
Design of ESOP-RPLA Array Using DRG2 and DRG4 Gates Based on Reversible Logic Technology. iNIS 2016: 218-223

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.