"Reconfigurable Concurrent VLSI (FPGA) Design Architecture of CRC-32 for ..."

Jubin Mitra, Tapan Kumar Nayak (2015)

> Home

Details and statistics

DOI: 10.1109/INIS.2015.66

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  - electronic edition @ ieeecomputersociety.org
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ises/MitraN15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/MitraN15
Jubin Mitra, Tapan Kumar Nayak:
Reconfigurable Concurrent VLSI (FPGA) Design Architecture of CRC-32 for High-Speed Data Communication. iNIS 2015: 112-117

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.