"FPGA based Implementation of Binarized Neural Network for Sign Language ..."

Mohita Jaiswal et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ISES52644.2021.00077

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ises/JaiswalSSST21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/JaiswalSSST21
Mohita Jaiswal, Vaidehi Sharma, Abhishek Sharma, Sandeep Saini, Raghuvir Tomar:
FPGA based Implementation of Binarized Neural Network for Sign Language Application. iSES 2021: 303-306

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.