"Design and Analysis of FinFET Based CSCPAL Low Power Adder."

Jayashree K. G et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ISES47678.2019.00039

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ises/GSPS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/GSPS19
Jayashree K. G, Lois Priscilla S, Bhuvana B. P., V. S. Kanchana Bhaaskaran:
Design and Analysis of FinFET Based CSCPAL Low Power Adder. iSES 2019: 139-144

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.