"LECTOR Based Gated Clock Approach to Design Low Power FSM for Serial Adder."

Pritam Bhattacharjee, Alak Majumder (2016)

> Home

Details and statistics

DOI: 10.1109/INIS.2016.064

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ises/BhattacharjeeM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/BhattacharjeeM16
Pritam Bhattacharjee, Alak Majumder:
LECTOR Based Gated Clock Approach to Design Low Power FSM for Serial Adder. iNIS 2016: 250-254

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.