"VLSI Implementation of Low Power Multiple Single Input Change (MSIC) Test ..."

C. Vasanthanayaki, A. Azhagu Jaisudhan Pazhani, Jincy Johnson (2014)

> Home

Details and statistics

DOI: 10.1109/ISED.2014.45

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ised/VasanthanayakiP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/VasanthanayakiP14
C. Vasanthanayaki, A. Azhagu Jaisudhan Pazhani, Jincy Johnson:
VLSI Implementation of Low Power Multiple Single Input Change (MSIC) Test Pattern Generation for BIST Scheme. ISED 2014: 187-191

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.