"Trace-Driven Simulation and Design Space Exploration of Network-on-Chip ..."

G. S. Sangeetha et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISED.2018.8703884

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ised/SangeethaRPPT18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/SangeethaRPPT18
G. S. Sangeetha, Vignesh Radhakrishnan, Prabhu B. M. Prasad, Khyamling Parane, Basavaraj Talawar:
Trace-Driven Simulation and Design Space Exploration of Network-on-Chip Topologies on FPGA. ISED 2018: 129-134

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.