"Thermal Aware Design for Through-Silicon Via (TSV) based 3D ..."

Ujjwal Pasupulety, Bheemappa Halavar, Basavaraj Talawar (2018)

> Home

Details and statistics

DOI: 10.1109/ISED.2018.8704109

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ised/PasupuletyHT18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/PasupuletyHT18
Ujjwal Pasupulety, Bheemappa Halavar, Basavaraj Talawar:
Thermal Aware Design for Through-Silicon Via (TSV) based 3D Network-on-Chip (NoC) Architectures. ISED 2018: 236-240

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.