"Ultra low power and high speed FPGA design with CNFET."

Kwang-Soo Han, Dong-Ik Jeon, Ki-Seok Chung (2012)

> Home

Details and statistics

DOI: 10.1109/ISCIT.2012.6381016

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscit/HanJC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscit/HanJC12
Kwang-Soo Han, Dong-Ik Jeon, Ki-Seok Chung:
Ultra low power and high speed FPGA design with CNFET. ISCIT 2012: 828-833

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.