"A frequency scaling model for energy efficient DVFS designs based on ..."

Ki Bum Chun, Changmin Lee, Won Woo Ro (2015)

> Home

Details and statistics

DOI: 10.1109/ISCE.2015.7177841

access: closed

type: Conference or Workshop Paper

metadata version: 2021-11-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isce/ChunLR15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isce/ChunLR15
Ki Bum Chun, Changmin Lee, Won Woo Ro:
A frequency scaling model for energy efficient DVFS designs based on circuit delay optimization. ISCE 2015: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.