"A pipeline architecture for traffic sign classification on an FPGA."

Yuteng Zhou, Zhilu Chen, Xinming Huang (2015)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2015.7168792

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ZhouCH15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ZhouCH15
Yuteng Zhou, Zhilu Chen, Xinming Huang:
A pipeline architecture for traffic sign classification on an FPGA. ISCAS 2015: 950-953

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.