"A 0.02 nJ self-calibrated 65nm CMOS delay line temperature sensor."

Shuang Xie, Wai Tung Ng (2012)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2012.6271983

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/XieN12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/XieN12
Shuang Xie, Wai Tung Ng:
A 0.02 nJ self-calibrated 65nm CMOS delay line temperature sensor. ISCAS 2012: 3126-3129

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.