"Low-latency area-delay-efficient systolic multiplier over ..."

Jiafeng Xie, Pramod Kumar Meher, Jianjun He (2012)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2012.6272184

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/XieMH12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/XieMH12
Jiafeng Xie, Pramod Kumar Meher, Jianjun He:
Low-latency area-delay-efficient systolic multiplier over GF(2^m) for a wider class of trinomials using parallel register sharing. ISCAS 2012: 89-92

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.