"Automated transistor sizing algorithm for minimizing spurious switching ..."

Artur Wróblewski, Christian V. Schimpfle, Josef A. Nossek (2000)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2000.856054

access: closed

type: Conference or Workshop Paper

metadata version: 2017-11-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/WroblewskiSN00a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/WroblewskiSN00a
Artur Wróblewski, Christian V. Schimpfle, Josef A. Nossek:
Automated transistor sizing algorithm for minimizing spurious switching activities in CMOS circuits. ISCAS 2000: 291-294

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.