"A 1.8-Gb/s burst-mode clock and data recovery circuit with a 1/4-rate ..."

Jun-Hong Weng et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2006.1693274

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/WengTLY06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/WengTLY06
Jun-Hong Weng, Meng-Ting Tsai, Jung-Mao Lin, Ching-Yuan Yang:
A 1.8-Gb/s burst-mode clock and data recovery circuit with a 1/4-rate clock technique. ISCAS 2006

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.