"An area-efficient shuffling scheme for AES implementation on FPGA."

Yi Wang, Yajun Ha (2013)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2013.6572405

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/WangH13a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/WangH13a
Yi Wang, Yajun Ha:
An area-efficient shuffling scheme for AES implementation on FPGA. ISCAS 2013: 2577-2580

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.