"Hardware-efficient VLSI implementation for 3-parallel linear-phase FIR ..."

Yu-Chi Tsao, Ken Choi (2012)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2012.6272215

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/TsaoC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/TsaoC12
Yu-Chi Tsao, Ken Choi:
Hardware-efficient VLSI implementation for 3-parallel linear-phase FIR digital filter of odd length. ISCAS 2012: 998-1001

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.