"A 10-bit 150-MS/s, parallel pipeline A/D converter in 0.6-µm CMOS."

Jafar Talebzadeh et al. (2002)

Details and statistics

DOI: 10.1109/ISCAS.2002.1010178

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-15

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.