"VLSI Decoder Architecture for High Throughput, Variable Block-size and ..."

Yang Sun, Marjan Karkooti, Joseph R. Cavallaro (2007)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2007.378514

access: closed

type: Conference or Workshop Paper

metadata version: 2022-09-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/SunKC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/SunKC07
Yang Sun, Marjan Karkooti, Joseph R. Cavallaro:
VLSI Decoder Architecture for High Throughput, Variable Block-size and Multi-rate LDPC Codes. ISCAS 2007: 2104-2107

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.