"All-digital frequency and clock synthesis architectures from a signals and ..."

Paul-Peter Sotiriadis (2010)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2010.5537938

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/Sotiriadis10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/Sotiriadis10
Paul-Peter Sotiriadis:
All-digital frequency and clock synthesis architectures from a signals and systems perspective, current state and future directions. ISCAS 2010: 233-236

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.