"A power supply noise cancellation scheme for a 2.24-GHz 6-bit ..."

Kei Shiraishi et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2014.6865344

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ShiraishiKFI14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ShiraishiKFI14
Kei Shiraishi, Daisuke Kurose, Masanori Furuta, Tetsuro Itakura:
A power supply noise cancellation scheme for a 2.24-GHz 6-bit current-steering DAC. ISCAS 2014: 1151-1154

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.