"A linear model for high-level delay estimation in VDSM on-chip interconnects."

Alberto García Ortiz et al. (2005)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2005.1464779

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/OrtizMPG05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/OrtizMPG05
Alberto García Ortiz, Tudor Murgan, Mihail Petrov, Manfred Glesner:
A linear model for high-level delay estimation in VDSM on-chip interconnects. ISCAS (2) 2005: 1078-1081

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.