"Design Considerations for a Sub-25μW PLL with Multi-Phase Output and ..."

Parikha Mehrotra et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ISCAS51556.2021.9401212

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/MehrotraCMS21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/MehrotraCMS21
Parikha Mehrotra, Baibhab Chatterjee, Shovan Maity, Shreyas Sen:
Design Considerations for a Sub-25μW PLL with Multi-Phase Output and 1-450MHz Tuning Range. ISCAS 2021: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.