"Error-free VLSI architecture for the 2-D Daubechies 4-tap filter using ..."

Shiva Madishetty et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2012.6271528

access: closed

type: Conference or Workshop Paper

metadata version: 2023-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/MadishettyMCMD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/MadishettyMCMD12
Shiva Madishetty, Arjuna Madanayake, Renato J. Cintra, Dale H. Mugler, Vassil S. Dimitrov:
Error-free VLSI architecture for the 2-D Daubechies 4-tap filter using algebraic integers. ISCAS 2012: 1484-1487

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.