"A New FPGA Implementation of a Time-to-Digital Converter Supporting ..."

Dinh Van Luan, Xuan Truong Nguyen, Hyuk-Jae Lee (2018)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2018.8351262

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LuanNL18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LuanNL18
Dinh Van Luan, Xuan Truong Nguyen, Hyuk-Jae Lee:
A New FPGA Implementation of a Time-to-Digital Converter Supporting Run-Time Estimation of Operating Condition Variation. ISCAS 2018: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.