"A 90nm CMOS digital PLL based on Vernier-Gated-Ring-Oscillator ..."

Ping Lu, Ying Wu, Pietro Andreani (2012)

Details and statistics

DOI: 10.1109/ISCAS.2012.6271835

access: closed

type: Conference or Workshop Paper

metadata version: 2018-03-08

a service of  Schloss Dagstuhl - Leibniz Center for Informatics