"Automated high level synthesis of hardware building blocks present in ..."

J. A. López et al. (2002)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2002.1010392

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LopezDRK02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LopezDRK02
J. A. López, Ginés Doménech, R. Ruiz, Tom J. Kazmierski:
Automated high level synthesis of hardware building blocks present in ART-based neural networks, from VHDL-AMS descriptions. ISCAS (4) 2002: 77-80

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.