"Hardware Efficient Reconfigurable Logic-in-Memory Circuit Based Neural ..."

Tianchi Liu et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ISCAS46773.2023.10181471

access: closed

type: Conference or Workshop Paper

metadata version: 2023-08-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LiuZZCC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LiuZZCC23
Tianchi Liu, Yizhuo Zhou, Yakun Zhou, Zheng Chai, Jienan Chen:
Hardware Efficient Reconfigurable Logic-in-Memory Circuit Based Neural Network Computing. ISCAS 2023: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.