"Design and modeling of PLL-based clock and data recovery circuits with ..."

Hsi-En Liu et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2016.7539027

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LiuSCL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LiuSCL16
Hsi-En Liu, Chun-Jen Su, Chih-Kang Cheng, Wen-Kuen Liu:
Design and modeling of PLL-based clock and data recovery circuits with periodically embedded clock encoding for intra-panel interfaces. ISCAS 2016: 2234-2237

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.