"Maximizing Side Channel Attack-Resistance and Energy-Efficiency of the ..."

Vitor G. Lima et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2019.8702687

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LimaPRRMCCSB19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LimaPRRMCCSB19
Vitor G. Lima, Guilherme Paim, Leandro M. G. Rocha, Leomar S. da Rosa Jr., Felipe S. Marques, Eduardo A. C. da Costa, Vinicius V. Camargo, Rafael Soares, Sergio Bampi:
Maximizing Side Channel Attack-Resistance and Energy-Efficiency of the STTL Combining Multi-Vt Transistors with Current and Capacitance Balancing. ISCAS 2019: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.