"A 6-Bit, 29.56 fJ/Conv-Step, Voltage Scalable Flash-SAR Hybrid ADC in 28 ..."

B. Dinesh Kumar, Hitesh Shrimali, Navneet Gupta (2019)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2019.8702482

access: closed

type: Conference or Workshop Paper

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/KumarSG19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/KumarSG19
B. Dinesh Kumar, Hitesh Shrimali, Navneet Gupta:
A 6-Bit, 29.56 fJ/Conv-Step, Voltage Scalable Flash-SAR Hybrid ADC in 28 nm CMOS. ISCAS 2019: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.