"Jitter-Power minimization of digital frequency synthesis architectures."

Eric A. M. Klumperink et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2011.5937527

access: closed

type: Conference or Workshop Paper

metadata version: 2018-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/KlumperinkDRNG11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/KlumperinkDRNG11
Eric A. M. Klumperink, Ramen Dutta, Zhiyu Ru, Bram Nauta, Xiang Gao:
Jitter-Power minimization of digital frequency synthesis architectures. ISCAS 2011: 165-168

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.