"A 65-nm CMOS burst-mode CDR based on a GVCO with symmetric loops."

Keiji Kishine et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2014.6865731

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/KishineIINTOK14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/KishineIINTOK14
Keiji Kishine, Hiroshi Inoue, Hiromi Inaba, Makoto Nakamura, Akira Tsuchiya, Hidetoshi Onodera, Hiroaki Katsurai:
A 65-nm CMOS burst-mode CDR based on a GVCO with symmetric loops. ISCAS 2014: 2704-2707

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.