"A Calibration-Free Fractional-N ADPLL using Retiming Architecture and a ..."

Haoyun Jiang et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2019.8702316

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/JiangZSHLLTZLL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/JiangZSHLLTZLL19
Haoyun Jiang, Zherui Zhang, Zhengkun Shen, Xiucheng Hao, Zexue Liu, Heyi Li, Yi Tan, Qiang Zhou, Junhua Liu, Huailin Liao:
A Calibration-Free Fractional-N ADPLL using Retiming Architecture and a 9-bit 0.3ps-INL Phase Interpolator. ISCAS 2019: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.