"Hardware architecture design for variable block size motion estimation in ..."

Yu-Wen Huang et al. (2003)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2003.1206094

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/HuangWHC03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/HuangWHC03
Yu-Wen Huang, Tu-Chih Wang, Bing-Yu Hsieh, Liang-Gee Chen:
Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264. ISCAS (2) 2003: 796-799

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.