"Bit-width Adaptive Accelerator Design for Convolution Neural Network."

Jianxin Guo et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2018.8351666

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/GuoYOTTLW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/GuoYOTTLW18
Jianxin Guo, Shouyi Yin, Peng Ouyang, Fengbin Tu, Shibin Tang, Leibo Liu, Shaojun Wei:
Bit-width Adaptive Accelerator Design for Convolution Neural Network. ISCAS 2018: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.