"Sub-picosecond-jitter clock generation for interleaved ADC with ..."

Jianping Gong, Sulin Li, John A. McNeill (2016)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2016.7539165

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/GongLM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/GongLM16
Jianping Gong, Sulin Li, John A. McNeill:
Sub-picosecond-jitter clock generation for interleaved ADC with Delay-Locked-Loop in 28nm CMOS. ISCAS 2016: 2763-2766

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.