"High performance VLSI architecture for the modified SORT-N algorithm."

Pavan Kumar Ganjimala, Subrahmanyam Mula (2022)

> Home

Details and statistics

DOI: 10.1109/ISCAS48785.2022.9937921

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/GanjimalaM22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/GanjimalaM22
Pavan Kumar Ganjimala, Subrahmanyam Mula:
High performance VLSI architecture for the modified SORT-N algorithm. ISCAS 2022: 2112-2116

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.