"A practical design method for prototyping self-timed processors using FPGAs."

Mickaël Fiorentino et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2016.7538907

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/FiorentinoSTG16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/FiorentinoSTG16
Mickaël Fiorentino, Yvon Savaria, Claude Thibeault, Pascal Gervais:
A practical design method for prototyping self-timed processors using FPGAs. ISCAS 2016: 1754-1757

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.