"An FPGA Based Reconfigurable Coprocessor Board Utilizing a Mathematics of ..."

W. Eatherton et al. (1995)

> Home

Details and statistics

DOI: 10.1109/ISCAS.1995.519921

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/EathertonKSPMZ95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/EathertonKSPMZ95
W. Eatherton, J. Kelly, T. Schiefelbein, H. Pottinger, L. R. Mullin, R. Ziegler:
An FPGA Based Reconfigurable Coprocessor Board Utilizing a Mathematics of Arrays. ISCAS 1995: 945-948

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.