"A high-speed low-complexity modified radix-25 FFT processor for ..."

Taesang Cho et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2011.5937799

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ChoLPP11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChoLPP11
Taesang Cho, Hanho Lee, Jounsup Park, Chulgyun Park:
A high-speed low-complexity modified radix-2⁵ FFT processor for gigabit WPAN applications. ISCAS 2011: 1259-1262

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.