"A 2×2-16×16 Reconfigurable GGMD Processor for MIMO ..."

Chih-Hsuan Chiang et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2018.8351441

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ChiangHCY18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChiangHCY18
Chih-Hsuan Chiang, Shuo-An Huang, Chiao-En Chen, Chia-Hsiang Yang:
A 2×2-16×16 Reconfigurable GGMD Processor for MIMO Communication Systems. ISCAS 2018: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.