"The Design of a Low-latency Tensor Decomposition Algorithm and VLSI ..."

Yu-An Chen, Chung-An Shen (2024)

> Home

Details and statistics

DOI: 10.1109/ISCAS58744.2024.10557909

access: closed

type: Conference or Workshop Paper

metadata version: 2024-07-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ChenS24a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChenS24a
Yu-An Chen, Chung-An Shen:
The Design of a Low-latency Tensor Decomposition Algorithm and VLSI Architecture. ISCAS 2024: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.