"Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture."

Tung-Chien Chen, Yu-Wen Huang, Liang-Gee Chen (2004)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2016-05-20

- no documents available
- export record
  dblp key:
  - conf/iscas/ChenHC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChenHC04
Tung-Chien Chen, Yu-Wen Huang, Liang-Gee Chen:
Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture. ISCAS (2) 2004: 273-276

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.