"An Efficient Hardware Architecture for the Implementation of Multi-Step ..."

Charis Basetas, Nikos Temenos, Paul P. Sotiriadis (2018)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2018.8351004

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/BasetasTS18a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/BasetasTS18a
Charis Basetas, Nikos Temenos, Paul P. Sotiriadis:
An Efficient Hardware Architecture for the Implementation of Multi-Step Look-Ahead Sigma-Delta Modulators. ISCAS 2018: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.