"A 53-61GHz Low-Power PLL With Harmonic Positive Feedback VCO in 65nm CMOS."

Razieh Abedi et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2018.8350915

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/AbediKEMH18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/AbediKEMH18
Razieh Abedi, Rouzbeh Kananizadeh, Amir Esmaili, Omeed Momeni, Payam Heydari:
A 53-61GHz Low-Power PLL With Harmonic Positive Feedback VCO in 65nm CMOS. ISCAS 2018: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.