"An Elementary Processor Architecture with Simultaneous Instruction Issuing ..."

Hiroaki Hirata et al. (1992)

> Home

Details and statistics

DOI: 10.1145/139669.139710

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isca/HirataKNMNNN92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isca/HirataKNMNNN92
Hiroaki Hirata, Kozo Kimura, Satoshi Nagamine, Yoshiyuki Mochizuki, Akio Nishimura, Yoshimori Nakase, Teiji Nishizawa:
An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads. ISCA 1992: 136-145

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.