"Using Hardware Memory Protection to Build a High-Performance, ..."

Lee Baugh, Naveen Neelakantam, Craig B. Zilles (2008)

> Home

Details and statistics

DOI: 10.1109/ISCA.2008.34

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isca/BaughNZ08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isca/BaughNZ08
Lee Baugh, Naveen Neelakantam, Craig B. Zilles:
Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory. ISCA 2008: 115-126

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.