"Design and optimization of multiplier base on FPGA."

Yong Liang et al. (2020)

> Home

Details and statistics

DOI: 10.1145/3436286.3436415

access: closed

type: Conference or Workshop Paper

metadata version: 2021-03-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isbdai/LiangXGCC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isbdai/LiangXGCC20
Yong Liang, Zhisong Xie, Lifu Gan, Qi Cui, Jiabin Chen:
Design and optimization of multiplier base on FPGA. ISBDAI 2020: 332-335

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.